I. MOTIVATION
In this paper we propose a new modulation scheme and a new architecture for the design of storage and communication systems. Modulation schemes used in current communication and storage systems are primarily based on amplitude modulation. In these schemes the presence of a signal represents a logical one and its absence represents a logical zero. The design of the transceiver is based around a phase locked loop which recovers the clock from the data signal. Once the clock is recovered from the signal, the data can be recovered from the signal by sampling it at correct points in time. For proper functioning of the phase locked loop one needs to impose limits on the maximum number of consecutive ones and zeros. The problem of encoding data in sequences which satisfy these constraints has been extensively studied in literature [l] .
We propose a new modulation scheme and a new architecture for the design of communication and storage systems. Our modulation scheme is based on modulating pulse width and the architecture is based on time measurement circuitry. For expository purposes consider an example. In fiber optic transceivers, due to limitations in technology the clock period can be no lower than 50 ps. In this case, modulation schemes which encode data in amplitude and use a clock based architecture cannot support a data rate of more than 40 Gbs (this corresponds to a bit duration of 25 ps, half the clock period). Furthermore, for proper functioning of the phase locked loop there are stringent requirements on the maximum amount of permissible jitter (of the order of a 1 ps). Now note that in any amplitude modulation scheme based on a clock, the time between voltage transitions (or set of permissible pulse widths) is restricted to be integer multiples of half the clock period. In this case the pulse widths are restricted to be 25 ps, 50 ps, .......
For the purposes of comparison, assume that we can build time measurement circuits which can measure a time duration as low as 25 ps with an accuracy of +/-1 ps. A communication architecture based on time measurement circuitry and a modulation scheme in which pulse widths are restricted to be 25 ps, 27 ps, 29 ps ... would perform substantially better. In order to build reliable communication systems based on time measurement circuitry and pulse width modulation, we need new coding techniques for reliable transmission of information over such channels.
PROBLEM AND RESULTS
For the purpose of encoding and decoding we use variable length to variable length prefix free codes. For expository purposes consider an example. Let the set of permissible pulse widths be {1,2}. A simple coding strategy would be to map a 0 to a 1 and a 1 to a 2. In the worst case this scheme would 'This work was supported by the Lee Center for Advanced Networking. Saleem Mukhtar is supported by a National Defense Science and Engineering Graduate Fellowship (12)(21)(112) ... which would be decoded as (Ol)(lO)(llO) .... Note that this scheme achieves a worst case rate of 0.66 (if we transmitted a sequence of 2n Os it would require 3n time units). Given a set of permissible pulse widths, the desired worst case rate, the maximum depth of the encoder and decoder trees, we study the problem of constructing the smallest encoder decoder pair (fewest number of leafs). We reduce the problem of code construction described above to an integer linear programming problem. The system of constraints consists of a hyperplane and a polyhedra described by a system of inequalities. The system of inequalities has a special structure and we refer to the polyhedra that it describes as a Fibonacci Polyhedra. We study Fibonacci Polyhedra and prove that they satisfy some special properties. These properties are used to construct efficient algorithms for minimizing (or maximizing) a linear function over a Fibonacci Polyhedra. This algorithm can be used to determine if the linear programming relaxation of the integer program associated with code construction is feasible. We also present an efficient algorithm for minimizing or maximizing a linear function over the intersection of a Fibonacci Polyhedra and a hyperplane. This algorithm can be used for finding the optimal solution to the linear programming relaxation of the integer program associated with code construction assuming it is feasible. We will illustrate the use of techniques described above to develop real codes.
